# FPGA Implementation of Optimized DES Encryption Algorithm on Spartan 3E

Amandeep Singh, Manu Bansal

Abstract - Data Security is an important parameter for the industries. It can be achieved by Encryption algorithms which are used to prevent unauthorized access of data. Cryptography is the science of keeping data transfer secure, so that eavesdroppers (or attackers) cannot decipher the transmitted message. In this paper the DES algorithm is optimized using Xilinx software and implemented on Spartan 3E FPGA kit. The paper deals with various parameters such as variable key length, key generation mechanism, etc. used in order to provide optimized results.

Key Words - Encryption, Hacker, Key, S-boxes, FPGA

# **1** INTRODUCTION

Cryptography includes two basic components: Encryption algorithm and Keys. If sender and recipient use the same key then it is known as symmetrical or private key cryptography. It is always suitable for long data streams. Such system is difficult to use in practice because the sender and receiver must know the key. It also requires sending the keys over a secure channel from sender to recipient [4]. The question is that if secure channel already exist then transmit the data over the same channel.

On the other hand, if different keys are used by sender and recipient then it is known as asymmetrical or public key cryptography. The key used for encryption is called the public key and the key used for decryption is called the private key. Such technique is used for short data streams and also requires more time to encrypt the data [3]. To encrypt a message, a public key can be used by anyone, but the owner having private key can only decrypt it. There is no need for a secure communication channel for the transmission of the encryption key. Asymmetric algorithms are slower than symmetric algorithms and asymmetric algorithms cannot be applied to variable-length streams of data. Section 1 includes the introduction of cryptography. Section 2 describes the cryptography techniques. Section 3 includes the analysis and implementation of DES Algorithm using Xilinx software. Conclusion and Future work has been included in Section 4.

# **2 CRYPTOGRAPHY TECHNIQUES**

There are two techniques used for data encryption and decryption, which are:

### 2.1 Symmetric Cryptography

If sender and recipient use the same key then it is known as symmetrical or private key cryptography. It is always suitable for long data streams. Such system is difficult to use in practice because the sender and receiver must know the key. It also requires sending the keys over a secure channel from sender to recipient.

There are two methods that are used in symmetric key cryptography: block and stream.

The block method divides a large data set into blocks (based on predefined size or the key size), encrypts each block separately and finally combines blocks to produce encrypted data.

The stream method encrypts the data as a stream of bits without separating the data into blocks. The stream of bits from the data is encrypted sequentially using some of the results from the previous bit until all the bits in the data are encrypted as a whole.

# 2.2 Asymmetric Cryptography


If sender and recipient use different keys then it is known as asymmetrical or public key cryptography. The key used for encryption is called the public key and the key used for decryption is called the private key. Such technique is used for short data streams and also requires more time to encrypt the data.

Asymmetric encryption techniques are almost 1000 times slower than symmetric techniques, because they require more computational processing power.

To get the benefits of both methods, a hybrid technique is usually used. In this technique, asymmetric encryption is used to exchange the secret key; symmetric encryption is then used to transfer data between sender and receiver.

### 3 DES ALGORITHM

Data Encryption Standard (DES) is a cryptographic standard that was proposed as the algorithm for the secure and secret items in 1970 and was adopted as an American federal standard by National Bureau of Standards (NBS) in 1973. DES is a block cipher, which means that during the encryption process, the plaintext is broken into fixed length blocks and each block is encrypted at the same time. Basically it takes a 64 bit input plain text and a key of 64-bits (only 56 bits are used for conversion purpose and rest bits are used for parity checking) and produces a 64 bit cipher text by encryption and which can be decrypted again to get the message using the same key. Additionally, we must highlight that there are four standardized modes of operation of DES: ECB (Electronic Codebook mode), CBC (Cipher Block Chaining mode), CFB (Cipher Feedback mode) and OFB (Output Feedback mode). The general depiction of DES encryption algorithm which consists of initial permutation of the 64 bit plain text and then goes through 16 rounds, where each round consists permutation and substitution of the text bit and the inputted key bit, and at last goes through a inverse initial permutation to get the 64 bit cipher text.



#### Fig. 1: DES Fiestel Diagram 3.1 Steps for Algorithm

Step 1: Create 16 sub-keys, each of which is 48bits long. The 64-bit key is permuted according to the following table, PC-1. Since the first entry in the table is "57", this means that the 57th bit of the original key K becomes the first bit of the permuted key K+. The 49th bit of the original key becomes the second bit of the permuted key. The 4th bit of the original key is the last bit of the permuted key. Note only 56 bits of the original key appear in the permuted key.

Table 1: PC-1

	PC-1: Permuted Choice 1								
Bit	0	1	2	3	4	5	6		
1	57	49	41	33	25	17	9		
8	1	58	50	42	34	26	18		
15	10	2	59	51	43	35	27		
22	19	11	3	60	52	44	36		
29	63	55	47	39	31	23	15		
36	7	62	54	46	38	30	22		
43	14	6	61	53	45	37	29		
50	21	13	5	28	20	12	4		

Example: From the original 64-bit key

K =

we get the 56-bit permutation

K+ =

Next, split this key into left and right halves,  $C_0$  and  $D_0$ , where each half has 28 bits.

Example: From the permuted key K+, we get

 $C_0 = 0011001111000011001100111100$ 

 $D_0 = 0011001111000011001100110011$ 

With  $C_0$  and  $D_0$  defined, we now create sixteen blocks  $C_n$  and  $D_n$ , 1<=n<=16. Each pair of blocks  $C_n$  and  $D_n$  is formed from the previous pair  $C_{n-1}$  and  $D_{n-1}$ , respectively, for n = 1, 2, ... 16, using the schedule of "left shifts" of the previous block. To do a left shift, move each bit one place to the left, except for the first bit, which is cycled to the end of the block.

This means, for example,  $C_3$  and  $D_3$  are obtained from  $C_2$ and  $D_2$ , respectively, by two left shifts, and  $C_{16}$  and  $D_{16}$  are obtained from  $C_{15}$  and  $D_{15}$ , respectively, by one left shift. In all cases, by a single left shift is meant a rotation of the bits one place to the left, so that after one left shift the bits International Journal of Scientific & Engineering Research, Volume 1, Issue 1, October-2010 ISSN 2229-5518

in the 28 positions are the bits that were previously in positions 2, 3,..., 28, 1.

Example: From original pair C<sub>0</sub> and D<sub>0</sub> we obtain:

 $C_0 = 0011001111000011001100111100$ 

 $D_0 = 0011001111000011001100110011$ 

 $C_1 = 0110011110000110011001111000$ 

 $D_1 = 0110011110000110011001100110$ 

We now form the keys  $K_n$ , for 1<=n<=16, by applying the following permutation table to each of the concatenated pairs  $C_nD_n$ . Each pair has 56 bits, but PC-2 only uses 48 of these.

Table 2: PC-2

	PC-2: Permuted Choice 2								
Bit	0	1	2	3	4	5			
1	14	17	11	24	1	5			
7	3	28	15	6	21	10			
13	23	19	12	4	26	8			
19	16	7	27	20	13	2			
25	41	52	31	37	47	55			
31	30	40	51	45	33	48			
37	44	49	39	56	34	53			
43	46	42	50	36	29	32			

Therefore, the first bit of  $K_n$  is the 14th bit of  $C_nD_n$ , the second bit the 17th, and so on, ending with the 48th bit of  $K_n$  being the 32th bit of  $C_nD_n$ .

/key_schedule/key_in	0001001100110100	00010011001	10100010101	10111100110	011011101111	00110111111	111000
key_schedule/keyselect	1001	1001					
key_schedule/key_out			10011010001	111011101001	000110010011	11	
key_schedule.key_ready	1						
key_schedule/reset	0						
key_schedule/clack	1						
key_schedule/k16	1100101100111101	11001011001	11101100010	110000111000	010111111101	01	
key_schedule/k1	0001101100000010						
key_schedule/k2	0111100110101110	01111001101	01110110110	011101101111	001001111001	01	
key_schedule/k3	0101010111111100	01010101111	11100100010	100100001011	001111100110	<b>0</b> 1	
key_schedule/k4	011100101010101101	01110010101	01101110101	101101101100	110101000111	01	
key_schedule/k5	0111110011101100	01111100111	01100000001	111110101101	010011101010	00	
key_schedule/k6	01100011101001010	01100011101	00101001111	100101000001	111011001011	11	
key_schedule/k7	1110110010000100	11101100100	00100101101	111111011000	011000101111	ģo 🛛	
/key_schedule/k8	1111011110001010	111101111100	01010001110	101100000100	1110111111110	11	
/key_schedule/k9	1110000011011011	11100000110	11011111010	111110110111	100111100000	Ó1.	
/key_schedule/k10	10110001111100110	10110001111	10011010001	111011101001	000110010011	11	
/key_schedule/k11	0010000101011111	00100001010	11111110100	111101111011	010011100001	10	
/key_schedule/k12	0111010101110001	01110101011	10001111101	011001010001	100111111010	Q1	
/key_schedule/k13	1001011111000101	10010111110	00101110100	011111101010	111010010000	<b>0</b> 1	
key_schedule/k14	0101111101000011				100111001110	1000	
key_schedule/k15	1011111110010001	10111111100	10001100011	010011110100	111111000010	10	

Fig. 2: Output Waveform for Key Scheduling

#### Step 2: Encode each 64-bit block of data

There is an initial permutation IP of the 64 bits of the message data M. This rearranges the bits according to the following table, where the entries in the table show the new arrangement of the bits from their initial order.

Table 3: IP

	IP: Initial Permutation									
Bit	0	1	2	3	4	5	6	7		
1	58	50	42	34	26	18	10	2		
9	60	52	44	36	28	20	12	4		
17	62	54	46	38	30	22	14	6		
25	64	56	48	40	32	24	16	8		
33	57	49	41	33	25	17	9	1		
41	59	51	43	35	27	19	11	3		
49	61	53	45	37	29	21	13	5		
57	63	55	47	39	31	23	15	7		

The 58th bit of M becomes the first bit of IP. The 50th bit of M becomes the second bit of IP. The 7th bit of M is the last bit of IP.

Example: Applying the initial permutation to the block of text M, given previously, we get

M = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111

IP = 1100 1100 0000 0000 1100 1100 1111 1111 1111 0000 1010 1010 1111 0000 1010 1010 Here the 58th bit of M is "1", which becomes the first bit of IP. The 50th bit of M is "1", which becomes the second bit of IP. The 7th bit of M is "0", which becomes the last bit of IP.

Next divide the permuted block IP into a left half  $L_0$  of 32 bits, and a right half  $R_0$  of 32 bits.

Example: From IP, we get  $L_0$  and  $R_0$ 

 $L_0 = 1100 \ 1100 \ 0000 \ 0000 \ 1100 \ 1100 \ 1111 \ 1111$ 

 $R_0 = 1111\ 0000\ 1010\ 1010\ 1111\ 0000\ 1010\ 1010$ 

We now proceed through 16 iterations, for  $1 \le 16$ , using a function f which operates on two blocks--a data block of 32 bits and a key K<sub>n</sub> of 48 bits--to produce a block of 32 bits. Let + denote XOR addition, (bit-by-bit addition modulo 2). Then for n going from 1 to 16 we calculate

 $L_n = R_{n-1}$ 

 $R_n = L_{n-1} + f(R_{n-1}, K_n)$ 

This results in a final block, for n = 16, of  $L_{16}R_{16}$ . That is, in each iteration, we take the right 32 bits of the previous result and make them the left 32 bits of the current step. For the right 32 bits in the current step, we XOR the left 32 bits of the previous step with the calculation f.

Example: For n = 1, we have

 $L_1 = R_0 = 1111\ 0000\ 1010\ 1010\ 1111\ 0000\ 1010\ 1010$ 

 $R_1 = L_0 + f(R_0, K_1)$ 

It remains to explain how the function f works. To calculate f, we first expand each block  $R_{n-1}$  from 32 bits to 48 bits. This is done by using a selection table that repeats some of the bits in  $R_{n-1}$  We'll call the use of this selection table the function E. Thus  $E(R_{n-1})$  has a 32 bit input block, and a 48 bit output block.

Thus the first three bits of  $E(R_{n-1})$  are the bits in positions 32, 1 and 2 of  $R_{n-1}$  while the last 2 bits of  $E(R_{n-1})$  are the bits in positions 32 and 1.

Example: We calculate  $E(R_0)$  from  $R_0$  as follows:  $R_0 = 1111\ 0000\ 1010\ 1010\ 1111\ 0000\ 1010\ 1010$  $E(R_0) = 011110\ 100001\ 010101\ 010101\ 011110\ 100001$ 

010101 010101

(Note that each block of 4 original bits has been expanded to a block of 6 output bits.)

Next in the f calculation, we XOR the output  $E(R_{n-1})$  with the key  $K_n$ :

Kn + E(Rn-1).

Example: For  $K_1$  ,  $E(R_0)$ , we have

K<sub>1</sub> = 00011011 00000010 11101111 11111100 01110000 01110010

E(R<sub>0</sub>) = 011110 100001 010101 010101 011110 100001 010101 010101  $K_1 + E(R_0) =$ 

To this point we have expanded  $R_{n-1}$  from 32 bits to 48 bits, using the selection table, and XORed the result with the key  $K_n$ . We now have 48 bits, or eight groups of six bits. We now do something strange with each group of six bits: we use them as addresses in tables called "S boxes". Each group of six bits will give us an address in a different S box. Located at that address will be a 4 bit number. This 4 bit number will replace the original 6 bits. The net result is that the eight groups of 6 bits are transformed into eight groups of 4 bits (the 4-bit outputs from the S boxes) for 32 bits total.

Write the previous result, which is 48 bits, in the form:  $K_n + E(R_{n-1}) = B_1 B_2 B_3 B_4 B_5 B_6 B_7 B_8$ ,

where each B<sub>1</sub> is a group of six bits. We now calculate S<sub>1</sub>(B<sub>1</sub>)S<sub>2</sub>(B<sub>2</sub>)S<sub>3</sub>(B<sub>3</sub>)S<sub>4</sub>(B<sub>4</sub>)S<sub>5</sub>(B<sub>5</sub>)S<sub>6</sub>(B<sub>6</sub>)S<sub>7</sub>(B<sub>7</sub>)S<sub>8</sub>(B<sub>8</sub>)

where  $S_i(B_i)$  refers to the output of the i-th S box. To repeat, each of the functions S1, S2,..., S8, takes a 6-bit block as input and yields a 4-bit block as output. The table to determine  $S_1$  is shown and explained below:

If S<sub>1</sub> is the function defined in this table and B is a block of 6 bits, then S<sub>1</sub>(B) is determined as follows: The first and last bits of B represent in base 2 a number in the decimal range 0 to 3 (or binary 00 to 11). Let that number be i. The middle 4 bits of B represent in base 2 a number in the decimal range 0 to 15 (binary 0000 to 1111). Let that number be j. Look up in the table the number in the i-th row and j-th column. It is a number in the range 0 to 15 and is uniquely represented by a 4 bit block. That block is the output S1(B) of S1 for the input B. For example, for input block B = 011101 the first bit is "0" and the last bit "1" giving 01 as the row. This is row 1. The middle four bits are "1110". This is the binary equivalent of decimal 13, so the column is column number 13. In row 1, column 13 appears 5. This determines the output; 5 is binary 0011, so that the output is 0101. Hence  $S_1(011101) = 0011$ .

Example: For the first round, we obtain as the output of the eight S boxes:

K1 + E(R0)

$$\begin{split} S_1(B_1)S_2(B_2)S_3(B_3)S_4(B_4)S_5(B_5)S_6(B_6)S_7(B_7)S_8(B_8) &= 0101 \quad 1100 \\ 1000 & 0010 & 1011 & 0101 & 1001 & 0111 \end{split}$$

The final stage in the calculation of f is to do a permutation P of the S-box output to obtain the final value of f:

 $f = P(S_1(B_1)S_2(B_2)...S_8(B_8))$ 

IJSER© 2010 http://www.ijser.org International Journal of Scientific & Engineering Research, Volume 1, Issue 1, October-2010 ISSN 2229-5518

P yields a 32-bit output from a 32-bit input by permuting the bits of the input block.

Example: From the output of the eight S boxes:

```
S<sub>1</sub>(B<sub>1</sub>)S<sub>2</sub>(B<sub>2</sub>)S<sub>3</sub>(B<sub>3</sub>)S<sub>4</sub>(B<sub>4</sub>)S<sub>5</sub>(B<sub>5</sub>)S<sub>6</sub>(B<sub>6</sub>)S<sub>7</sub>(B<sub>7</sub>)S<sub>8</sub>(B<sub>8</sub>) = 0101 1100
1000 0010 1011 0101 1001 0111
```

we get

 $f = 0010\ 0011\ 0100\ 1010\ 1010\ 1001\ 1011\ 1011$  $R_1 = L_0 + f(R_0, K_1)$ 

= 1100 1100 0000 0000 1100 1100 1111 1111

+ 0010 0011 0100 1010 1010 1001 1011 1011

= 1110 1111 0100 1010 0110 0101 0100 0100

In the next round, we will have  $L_2 = R_1$ , which is the block we just calculated, and then we must calculate  $R_2 = L_1 + f(R_1, K_2)$ , and so on for 16 rounds. At the end of the sixteenth round we have the blocks  $L_{16}$  and  $R_{16}$ . We then reverse the order of the two blocks into the 64-bit block

R16L16

and apply a final permutation IP-1 as defined by the following table:

Table 4: IP^ (-1)

Bit	0	1	2	3	4	5	6	7
1	40	8	48	16	56	24	64	32
9	39	7	47	15	55	23	63	31
17	38	6	46	14	54	22	62	30
25	37	5	45	13	53	21	61	29
33	36	4	44	12	52	20	60	28
41	35	3	43	11	51	19	59	27
49	34	2	42	10	50	18	58	26
57	33	1	41	9	49	17	57	25

That is, the output of the algorithm has bit 40 of the preoutput block as its first bit, bit 8 as its second bit, and so on, until bit 25 of the pre-output block is the last bit of the output.

Example: If we process all 16 blocks using the method defined previously, we get, on the 16th round,

 $I_{16} = 0.100\ 0.011\ 0.100\ 0.010\ 0.011\ 0.010\ 0.011\ 0.100$ 

R<sub>16</sub> = 0000 1010 0100 1100 1101 1001 1001 0101

We reverse the order of these two blocks and apply the final permutation to

 $R_{16} L_{16} = 00001010 \ 01001100 \ 11011001 \ 10010101 \ 01000011 \\ 01000010 \ 00110010 \ 00110100$ 

IP-1 = 10000101 11101000 00010011 01010100 00001111 00001010 10110100 00000101 this in hexadecimal format is 69BE85B7C35D19EE.




Fig. 3: Output waveform for DES Encryption This is the encrypted form of M = 0123456789ABCDEF: namely, C = 69BE85B7C35D19EE.



Fig. 4: FPGA implementation of DES Encryption on Spartan 3E kit

Decryption is simply the inverse of encryption, following the same steps as above, but reversing the order in which the sub-keys are applied.

# **4 CONCLUSION AND FUTURE WORK**

In this paper, the DES algorithm has been analysed using Xilinx tool and implemented on FPGA Spartan 3E kit. The results are shown in the form of output waveforms and snapshot of LCD of FPGA kit. The final encryption results are also shown. In future we can implement this algorithm by reducing its rounds or by increasing its key size but with no compromise with the security level.

### REFERENCES

[1]Ruth M. Davis, "The Data Encryption Standard" Proceedings of Conference on Computer Security and the Data Encryption Standard, National Bureau of Standards, Gaithersburg, MD, Feb. 15, 1977, NBS Special Publication 500-27, pp 5-9.

[2]Whitfleld Diffie, "Cryptographic Technology: Fifteen Year Forecast" Reprinted by permission AAAS, 1982 from Secure

IJSER© 2010 http://www.ijser.org Communications and Asymmetric Crypto Systems. AAAS Selecte8 Symposia. Editor: C.J. Simmons. Vol. 69, Westview Press, Boulder, Colorado, pp 38-57.

[3]C. Boyd. "Modern Data Encryption," Electronics & Communication Engineering Journal, October 1993, pp 271-278

[4]Seung-Jo Han, "The Improved Data Encryption Standard (DES) Algorithm" 1996, pp 1310-1314

[5]A. Kh. AI Jabri, "Secure progressive transmission of compressed images" IEEE Transactions on Consumer Electronics, Vol. 42, No. 3, AUGUST 1996, pp 504-512

[6]K. Wong, "A single-chip FPGA implementation of the data encryption standard (des) algorithm" IEEE 1998 pp 827-832

[7]Subbarao V. Wunnava, "Data Encryption Performance and Evaluation Schemes" Proceedings IEEE Southeastcon 2002, pp 234-238

[8]Xun Yi," Identity-Based Fault-Tolerant Conference Key Agreement" IEEE transactions on dependable and secure computing, vol. 1, no. 3, July-September 2004, pp 170-178

[9] M. Backes, "Relating Symbolic and Cryptographic Secrecy" IEEE transactions on dependable and secure computing, vol. 2, no. 2, April-June 2005, pp 109-123

[10]Elisa Bertino, "An Efficient Time-Bound Hierarchical Key Management Scheme for Secure Broadcasting" IEEE transactions on dependable and secure computing, vol. 5, no. 2, April-June 2008, pp 65-70

[11]Hung-Min Sun, "On the Security of an Efficient Time-Bound Hierarchical Key Management Scheme" IEEE transactions on dependable and secure computing, vol. 6, no. 2, April-June 2009, pp 159-160

[12]Patrick Tague, David Slater, Jason Rogers, and Radha Poovendran, "Evaluating the Vulnerability of Network Traffic Using Joint Security and Routing Analysis" IEEE Transactions on Dependable and Secure Computing, Vol. 6, No. 2, April-June 2009p.p. 111-123